Abstract-This paper proposes a simple design procedure of chaos generators consisting of two capacitors, some resistors, one linear voltagecontrolled current source (VCCS), and one piecewise-linear hysteresis VCCS. The design procedure is based on nodal analysis and can guarantee the chaos generation. The resulting circuits have suitable shapes to implement on-chip and an operational transconductance amplifier (OTA) implementation example is proposed to verify the chaos generation. Also, we apply a simple control method to stabilize a desired unstable periodic orbit (UPO) embedded in chaos.
I. INTRODUCTION
Design of simple chaotic circuits is important not only to explicate nonlinear phenomena, but also for engineering applications [1] - [9] . Since control and synchronization of chaos had been demonstrated, engineering applications of chaos have been studied with great interest, among them: 1) chaotic communication; 2) pattern generation by controlling chaos; 3) chaotic annealing; and 4) chaotic memory search (see [10] - [17] and references therein). Efficient chaotic chip is especially desired in order to realize these engineering applications. Chua's circuit is a typical chaotic circuit and its chip design is proposed [4] . Also, [7] provides remarkable results: classic third-order oscillators can exhibit chaos by adjusting their nonlinearity. Then, [8] gives a chaotic Colpitts Oscillator that can exhibit radio-frequency chaotic signals.
This paper proposes a simple design procedure for threedimensional (3-D) hysteresis chaos generators [2] . 1) Using two capacitors, some resistors, and one linear voltagecontrolled current source (VCCS), we design a linear circuit that has an unstable spiral equilibrium point. It is a "linear oscillator" that realizes "stretching mechanism" to generate chaos. 2) We apply one bipolar hysteresis VCCS to some node in the "linear oscillator." Then the circuit is to be two linear systems connected to each other by the hysteresis switching. The hysteresis VCCS suppresses the divergence and realizes "folding mechanism" to generate chaos. In the design, the major problem can be reduced into finding some suitable node to which the hysteresis VCCS is applied because there exists useful linear oscillators represented by the Wien bridge. Our design procedure has the following advantages.
(A1) Chaos generation is guaranteed theoretically [2] . We show an efficient example in which the VCCS's are implemented by using operational transconductance amplifiers (OTA's). Its chaotic attractor is demonstrated in the laboratory.
As an application, we show a simple control method to stabilize a desired unstable periodic orbit (UPO) embedded in chaotic attractor. The method uses instantaneous state setting (ISS) [17] when the chaotic orbit is trapped within some window in the phase space. We can confirm the control function in the laboratory. The method is quite simple and is applicable for general autonomous chaotic circuits.
II. THEORETICAL BACKGROUND
Here, we summarize results in [2] that consider hysteresis chaos generators and give some theoretical evidence for chaos generation. The chaos generator is governed by the normal form equation 
where the bipolar hysteresis h is switched from 1 to 01 if x hits a threshold 01 and vice versa (see Fig. 1 ). This system has three parameters: , p, and q. Equation (1) Also, if a trajectory starts from y 0 < D, it hits the left threshold, jumps onto S0, and intersects L0, where 0y1 is the intersection.
Since L 0 is symmetric to L + , identifying L 0 with L + , we can define the one-dimensional return map F from L + to itself. Also, similar consideration is possible for p > 1 [2] . We have described F analytically and Fig. 2 shows an example of F , where D is a discontinuous point. Then we have given some theoretical evidence for chaos generation that is characterized by
where I is some subset in L+ and DF denotes derivative of F . In Fig. 3 , both condition (a) and (b) are satisfied in a shaded region and only condition (a) is satisfied in a stripe region. These regions are given by analytic formulate that is valid for all [2] . Numerical experiments suggest that chaos is dominant for
Next, we consider a circuit design procedure that can realize the above "rough condition" for chaos generation. Fig. 4 shows the objective circuit that has n + 1 nodes, three of which are pulled out of a resistive network N, where n 2 and the node 0 is the earth. I l is a linear VCCS characterized by where V i is an ith node voltage. I h is a hysteresis VCCS characterized by
III. CIRCUIT DESIGN
where I h is switched from I 0 to 0I 0 if v 1 hits a threshold 0V and vice versa.
For simplicity, let I l and I h be grounded and let no cut set of capacitors exist. In order to apply nodal analysis, we replace two capacitors C1 and C2 with two current sources i1 and i2, respectively.
Noting that capacitor voltages v 1 and v 2 can be described by the node voltages, the circuit equation is given by
where G G G is an n 2n matrix of conductances and J J J 1 , J J J 2 , and J J J h are incidence vectors of i1, i2, and I h , respectively. Note that only one element in J J J h = (J h1 ; 111 ; J hn ) T is not zero. Substituting i 1 = 0C 1 (d=dt)v 1 and i 2 = 0C 2 (d=dt)v 2 into (6) and solving V V V , we obtain
where we assume that G G G is not singular. Letting 
We extract the first and second rows from The rough chaos generating Condition (3) can be satisfied if there exists some node m such that g1mhm 0:
That is, since a= and I0=V in (12) Note that J hm = 1 (respectively, J hm = 01) implies that the I h pours into (respectively, from) node m.
IV. EXAMPLE
Consider the circuit shown in Fig. 5(a) , where the linear VCCS is characterized by
For simplicity, let C 1 = C 2 C (a = 1) and let R 1 = R 2 R. Noting V1 = v1 + v2 and V2 = v2, the circuit equation is given by 
Referring to (12) , the damping parameter is given by (k 0 3)=2 and the system has unstable spiral equilibrium points for 3 < k < 5
("linear oscillator"). We also obtain (g 11 ; g 12 ) = R(1 0 k; 01) (h 1 ; h 2 ) = R 2 (01;0): (17) where g m is a transconductance of the OTA. Note that this VCCS employs two OTA's which have their inputs and bias connected together. Also, the hysteresis VCCS is characterized by I h = I 0 ;
for v 0V 0I 0 ; for v V where V r2I0 and I0 is a saturation current of the OTA. Using these VCCS circuits, we implement Circuit #2: three terminals \1, \2, and \3 of the linear VCCS is connected to nodes 1, 0, and 2 in Fig. 5(a) , respectively and two terminals \4 and \5 of the hysteresis VCCS is connected to nodes 2 and 1, respectively. Because of the symmetric characteristic of the hysteresis VCCS, the circuit output I h (0v1) = 0I h (v1) that pours into node 2 via the feedback loop can realize a desired connection in Circuit #2. Fig. 6 shows laboratory measurements.
V. CONTROLLING CHAOS BY ISS
As an application of the example circuit, we consider stabilizing a desired UPO embedded in chaos. The stabilization can be realized by applying the ISS method. Originally, the ISS is applied to a nonautonomous chaos generator [17] , and we provide a simplified version here. The ISS can be illustrated as follows (see Fig. 7 ).
1) We identify a desired UPO and prepare a window W such that intersection of the UPO and W is only one point. Using the return map, we can identify the UPO as shown in [12] . In our example, we set the window on the upper hysteresis branch 2) At the moment when the chaotic orbit is trapped within the window, v2 is set to vu holding (v1;I h ) = (0;I0).
3) In a real circuit, we cannot avoid noise, and the stabilized UPO is disturbed. However, the ISS is applied repeatedly whenever the orbit is trapped within the window and it can maintain the stabilization. Fig. 8 shows an implementation example of the control system that consists of three comparators and one analog switch. If jv1j < 1V
and v 2 > v u 0v are satisfied, the control switch S is closed and the capacitor's voltage v 2 is charged up to v u instantaneously, where 1V is a small voltage. At this moment, (v1;v2) is consistent with the UPO and repeating this manner maintains the stabilization. Note that [17] uses a more complicated technique: state setting by changing some nonlinear characteristics. Fig. 9 shows a laboratory measurement of the stabilized UPO embedded in chaos in Fig. 6(a) . This experiment does not require the identification of UPO: adjusting v u can generate some periodic orbit. This is because the ISS sets all trapped orbits in W to only one point (it realizes many to one mapping). Also, such ISS is applicable for general autonomous chaotic circuits by using switched capacitor technique and will be published elsewhere.
VI. CONCLUSION
We have considered a design procedure of chaotic circuits consisting of RC, one linear VCCS, and one hysteresis VCCS. In the design, the major problem is finding some node to which the hysteresis VCCS is applied. Using the procedure, we have designed a simple chaotic circuit and have implemented it by using OTA's. The chaos generation is guaranteed theoretically and the circuit has a suitable shape to implement on-chip. Also, we have applied a simple control method to stabilize a desired UPO embedded in chaos and have verified its function in the laboratory. Now we are considering a realization of the chaotic chip and its efficient engineering applications.
I. INTRODUCTION
Coupled oscillators are complicated high-dimensional dynamical systems. They can exhibit a wide variety of dynamics which can be exploited for novel engineering applications, such as secure communication [1] , [2] , sound synthesis, etc. Torus doubling is an interesting bifurcation phenomenon which can occur in systems having several coupled oscillators. A torus attractor is said to exhibit a torus-doubling phenomenon if at some critical parameter value it loses its normal stability to create a nearby torus attractor having approximately twice its surface area. The torus-doubling bifurcation phenomenon has been observed in numerical investigations [3] - [5] and experiments [5] - [7] , [16] , [17] , respectively. In order to prove the existence of a torus doubling bifurcation, additional technical assumptions must be introduced [8] . To visualize the behavior of four-dimensional dynamical systems, one constructs an associated Poincaré map of such systems on a three-dimensional section. Ashwin and Swift utilize a so-called torus unfolder [9] for a system of four weakly coupled van der Pol type oscillators [10] . The four outputs of the oscillators are fed into the torus unfolder which generates a voltage proportional to the phase angle of the ith oscillator at the points when the 4th oscillator is defined to have zero phase. This generates a Poincaré section of the dynamics. The output of the unfolder is sampled by an analog-to-digital converter and displayed in color on a computer screen.
In this paper we present a scenario of a torus-doubling phenomenon observed from a system of four mutually coupled Chua's circuits. To observe this complicated behavior visually, we also use a Poincaré return map. However, rather than using the torus unfolder described
